Parallel prefix adder is the most flexible and widely used for binary addition. Parallel Prefix adders are best suited for VLSI implementation. A number of parallel prefix adder structures have been proposed over the past years intended to optimize area, fan-out, logic depth and inter connect count. This paper presents a hybrid high speed and area efficient adder architecture, based on parallel prefix computation by using four operators namely black, gray, O 3 -black and O 3 -gray operators. These operators are designed using multiplexers. The proposed hybrid architecture is implemented with 16-bit width operands on Xilinx Spartan 3E FPGA. The experimental results indicate that the proposed architecture is much faster and area efficient.
INTRODUCTION
Binary addition is the most fundamental and frequently used arithmetic operation. A lot of work on adder design has been done so far and many architectures have been proposed. When high operation speed is required, tree structures like parallelprefix adders are used [1] - [15] . In [1] , Sklansky proposed one of the earliest tree-prefix is used to compute intermediate signals.
In the Brent-Kung approach [3] , designed the computation graph for area-optimization. The KS architecture [2] is optimized for timing. The LF architecture [4] , is proposed, where the fan-out of gates increased with the depth of the prefix computation tree. The HC adder architecture [5] , is based on BK and KS is proposed. In [6] , an algorithm for back-end design is proposed. The area minimization is done by using bitwise timing constraints [7] . In [8] , which is targeted to minimize the total switching activities under bitwise timing constraints. The architecture [9] , saves one logic level implementation and reduces the fan-out requirements of the design. A fast characterization process for Knowles adders is proposed using matrix representation [10] . In [13] , a hybrid architecture is proposed with different operators. In [12] , a new approach is presented to implement the parallel prefix adders in an FPGA. In [15] a new architecture is given to reduce the prefix sub-terms.
The Parallel Prefix addition is done in three steps, which is shown in Fig.1 . The first step in parallel prefix addition is to calculate the generate and propagate signals. Then by using these generate and propagate signals, carry input signals of each bit addition are generated using parallel prefix trees. The generated carry input signals are used for final addition to produce the sum output. This is further discussed in detail in section II.
Fig.1. Addition procedure using Parallel Prefix tree structures
The aim of this paper is to propose new achitecture which uses four types of operators. In this approach the fundamental generate and propagate signals are used. By combining these primary generate and propagate signals properly by using the four types of operators, the carry input for each adder can be generated.
The rest of the paper is organized as follows: In section II, some background information about the parallel-prefix architecture is given. Proposed architecture is discussed in section III, Experimental results are presented in section IV. Conclusions are drawn in section V.
PRELIMINARIES
To produce the sum of two operands A and B of n-bit size, each (i) th bit of A and B are added with the carry input signal (carry i ) to produce sum output (sum i )
The equation to produce the sum output is:
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Computation of the carry input signal for each bit addition is the most critical and time -consuming operation. The carrylook ahead adders (CLA), gives an idea how to produce the carry input signals for an individual bit addition. This is achieved by generating two signals, the generate (g i ) and propagate (p i ) using the equations:
…. (2) …. (3) The carry in signal for any adder block is calculated by using the formula ) …. (4) where c i must be expanded to calculate c i+1 at any level of addition.
Parallel Prefix adders compute carry-in at each level of addition by combining generate and propagate signals in a different manner. Two operators namely black and gray are used in parallel prefix adders [13] are shown in Fig.2(a The gray operator receives two sets of generate and propagate signals (g i , p i ),(g j ,p j ), computes only one generate signal with the same equation as in equation (5).
The black and gray operators are designed by using multiplexers [12] is shown in Fig.3 . The black operator computes g o value by using the inputs g i , p i and g j , as shown in Fig.3(a) , is as per the Table 1 (a) and the p o value is computed by using the inputs p i , p j as shown in Fig.3(b) , is as per the 
PROPOSED ARCHITECTURE
A new architecture is developed by using four operators black, gray, O 3 -black, O 3 -gray operators. The black and gray operators are already given in section III, shown in Fig.3(a) , …. (7) …. (8) The O 3 -gray operator, which takes three pairs of generate and propagate values (g i , p i ),(g j , p j ), (g k , p k ) as inputs and produces only one generate signal output as per equation (7). The O 3 -black operator computes g o value by using the inputs g i , g j , g k , p i and p j , as shown in Fig.5(a) , is as per the table 2(a) and the p o value is computed by using the inputs p i , p j , p k as shown in Fig 5(b) , is as per the table 2(b).
The block diagram of 16-bit proposed parallel prefix adder using black, gray, O 3 -black, O 3 -gray operators is shown in Fig.6 .
EXPERIMENTAL RESULTS
The proposed 16-bit hybrid parallel prefix adder is simulated using Xilinx 9.1 version by writing a VHDL code and choosing the device number XC3S500E. The results are tabulated in table 3. These results are compared with the other prefix adders results [12] and are tabulated in Table ( 4) - (7) respectively.
The comparison is done for two factors, speed and area. The speed performance can be evaluated with respect to delay and the area requirement can be estimated from the utilization of lookup tables, slices and over all gate count. 
CONCLUSIONS
This paper presents a hybrid architecture for parallel prefix addition. The experimental results shows that the proposed architecture is faster than the BK adder, Skalansky adder, HC adder, LF adder. The area requirement for the proposed adder is very less compared to KS adder and Knowles adder, occupies less area when compared to Skalansky adder and HC adder, and it is comparable to BK adder and LF adder. Even the KS adder and Knowles adders are slightly faster than proposed adder, they occupy very large area in an FPGA. Hence the proposed hybrid parallel prefix adder provides high speed and area efficient characteristics.
The performance of these adders can be estimated for high bit-widths. This can be further used in Cryptographic applications, where the addition of more number of bits is necessary. The new approach for the parallel prefix adders can also be used to speed up the addition process in FIR filter and arithmetic operations like multipliers, etc.
